

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,506	07/29/2003	Douglas Gene Keithley	10021154-1	7903
7590 04/12/2005			EXAMINER	
AGILENT TECHNOLOGIES, INC.			TREMBLAY, MARK STEPHEN	
Legal Department, DL429 Intellectual Property Administration P.O. Box 7599 Loveland, CO 80537-0599			ART UNIT	PAPER NUMBER
			2876	
			DATE MAILED: 04/12/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

Art Unit: 2876

Claim Rejections - 35 USC 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless --

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

Claims 1-8 and 10-20 are rejected under 35 U.S.C. 102(b) as being anticipated by U.S. Patent #5,726,779 to Kadowaki et al. ("Kadowaki" hereinafter). Kadowaki discloses an image-capture circuit, comprising:

a digitizer operable to receive a serial analog color signal having a predetermined sequence of color components, the digitizer having:

a plurality of channels 16 (see figure 16a), each operable to process a respective color component; and

an analog-to-digital converter 547 operable to sequentially receive and digitize the color components; and

a controller (57, see figure 13a) coupled to the digitizer and operable to couple each of the channels to the analog to digital converter in the predetermined sequence (via GSEL, BSEL and RSEL).

Re claim 2, see 260.

Re claim 4, see 251-253, 541-543.

Re claim 7, see Sig. A input.

Claim Rejections - 35 USC § 103

Art Unit: 2876

Claim 9 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kadowaki et al.

Kadowaki teaches the features of the invention as described above, but does not teach that the digitizer and controller can be formed on a single chip. Official notice is taken that integrating the functions of two or more electronic components is old and well known in the art. Applicant has constructively admitted this as prior art by relying on the person skilled in the art to provide the necessary knowledge to build an integrated controller and digitizer. Moreover, the declaration references a 9822 chip, which apparently includes an integrated controller. The motivation to make such a combination is found throughout the electrical arts: manufacture is simplified in that circuit boards are less complicated to design with fewer chips, and cost is generally reduced. This is known to any person skilled in the art. It would have been obvious to one having ordinary skill in the art at the time the invention was made to integrate all of the digitizing and control chips taught by Kadowaki because integration of such functions generally reduces manufacturing costs, and simplifies design, as is well known in the art, and because there are no apparent technical limitations to doing so, as constructively admitted by Applicant.

Voice

Inquiries for the Examiner should be directed to Mark Tremblay at (571) 272-2408. The Examiner's regular office hours are 10:30 am to 7:00 pm EST Monday to Friday. Voice mail is available. If Applicant has trouble contacting the Examiner, the Supervisory Patent Examiner, Michael Lee, can be reached on (571) 272-2398. Technical questions and comments concerning PTO procedures may be directed to the Patent Assistance Center hotline at 1-800-786-9199 or (703) 308-4357.

MARK TREMBLAY
PRIMARY EXAMINER

April 4, 2005